

CLAIMS

What is claimed is:

1 1. A buffer circuit comprising:
2 an input terminal operable to receive an input signal;
3 an output terminal at which an output signal for the buffer circuit is provided;
4 a first transistor having a gate, a source, and a drain, wherein the source of the
5 first transistor is connected to the input terminal;
6 a second transistor having a gate, a source, and a drain, wherein the gate of the
7 second transistor is connected to its drain and to the gate of the first transistor;
8 a third transistor having a gate, a source, and a drain, wherein the gate of the
9 third transistor is connected to the drain of the first transistor, wherein the source of the
10 third transistor is connected to the output terminal and to the source of the second
11 transistor; and
12 means for balancing the first transistor and the second transistor when a change
13 occurs in the input signal appearing at the input terminal.

1 2. The buffer circuit of claim 1 comprising:
2 a first current source connected to the drain of the first transistor; and
3 a second current source connected to the drain of the second transistor.

1 3. The buffer circuit of claim 2 wherein each of the first and second
2 current sources comprises a respective transistor having a gate biased by a first bias
3 signal so that the transistor is providing substantially constant current.

1 4. The buffer circuit of claim 3 wherein the transistors of the first and
2 second current sources are matched so that any change in a drain-source voltage for one
3 of the transistor of the first and second current sources is offset by a corresponding
4 change in a drain-source voltage of the other transistor of the first and second current
5 sources.

1 5. The buffer circuit of claim 2 comprising:
2 a third current source connected to the source of the first transistor; and
3 a fourth current source connected to the source of the second transistor.

1 6. The buffer circuit of claim 5 wherein each of the third and fourth
2 current sources comprises a respective transistor having a gate biased by a second bias
3 signal so that the transistor is in saturation.

1 7. The buffer circuit of claim 1 comprising:
2 a fourth transistor having a gate, a source, and a drain, wherein the drain of the
3 fourth transistor is connected to the drain of the first transistor;
4 a fifth transistor having a gate, a source, and a drain, wherein the drain of the
5 fifth transistor is connected to the drain of the second transistor;
6 wherein the gates of the fourth and fifth transistors are biased by a first bias
7 signal; and
8 wherein the fourth and fifth transistors are matched so that any change in a
9 drain-source voltage for one of the fourth and fifth transistors is offset by a
10 corresponding change in a drain-source voltage of the other of the fourth and fifth
11 transistors.

1 8. The buffer circuit of claim 7 comprising:
2 a sixth transistor having a gate, a source, and a drain, wherein the drain of the
3 sixth transistor is connected to the source of the first transistor;
4 a seventh transistor having a gate, a source, and a drain, wherein the drain of the
5 seventh transistor is connected to the source of the second transistor;
6 wherein the gates of the sixth and seventh transistors are biased by a second bias
7 signal; and
8 wherein the sixth and seventh transistors are matched so that any change in a
9 drain-source voltage for one of the sixth and seventh transistors is offset by a
10 corresponding change in a drain-source voltage of the other of the sixth and seventh
11 transistors.

1 9. The buffer circuit of claim 1 comprising a capacitor connected to the
2 gate of the third transistor.

1 10. A buffer circuit comprising:
2 an input terminal operable to receive an input signal;
3 an output terminal at which an output signal for the buffer circuit is provided;
4 a first transistor and a second transistor, each of the first and second transistors
5 having a gate, a source, and a drain, wherein the source of the first transistor is
6 connected to the input terminal, wherein the gate of the second transistor is connected to
7 its drain and to the gate of the first transistor;
8 a third transistor having a gate, a source, and a drain, wherein the gate of the
9 third transistor is connected to the drain of the first transistor, wherein the source of the
10 third transistor is connected to the output terminal and to the source of the second
11 transistor;
12 means for feeding back the output signal so that the first and second transistors
13 are balanced in response to a change in the input signal appearing at the input terminal;
14 a fourth transistor and a fifth transistor, each of the fourth and fifth transistors
15 having a gate, a source, and a drain, wherein the drain of the fourth transistor is
16 connected to the drain of the first transistor, wherein the drain of the fifth transistor is
17 connected to the drain of the second transistor, wherein the gates of the fourth and fifth
18 transistors are biased by a first bias signal,
19 a sixth transistor and a seventh transistor, each of the sixth and seventh
20 transistors having a gate, a source, and a drain, wherein the drain of the sixth transistor
21 is connected to the source of the first transistor, wherein the drain of the seventh
22 transistor is connected to the source of the second transistor, wherein the gates of the
23 sixth and seventh transistors are biased by a second bias signal; and
24 wherein only the first and third transistors are in active operation.

1 11. The buffer circuit of claim 10 wherein the fourth and the fifth
2 transistors provide substantially constant current.

1 12. The buffer circuit of claim 10 wherein the sixth and the seventh
2 transistors provide substantially constant current.

1 13. The buffer circuit of claim 10 wherein each of the fourth, fifth, sixth,
2 and seventh transistors are providing substantially constant current.

1 14. The buffer circuit of claim 10 wherein the fourth and fifth transistors
2 are matched.

1 15. The buffer circuit of claim 10 wherein the sixth and seventh transistors
2 are matched.

1 16. The buffer circuit of claim 10 comprising a capacitor connected to the
2 gate of the third transistor.

1 17. A buffer circuit comprising:
2 an input terminal operable to receive an input signal;
3 an output terminal at which an output signal for the buffer circuit is provided;
4 at most three transistors operable to provide signal currents, wherein two of the
5 three transistors are matched; and
6 means for feeding back the output signal so that the two matched transistors are
7 balanced in response to a change in the input signal appearing at the input terminal.

1 18. The buffer circuit of claim 17 comprising:
2 a first current source connected to the one of the two matched transistors; and
3 a second current source connected to the other of the two matched transistors.

1 19. The buffer circuit of claim 18 wherein each of the first and second
2 current sources comprises a respective transistor having a gate biased by a first bias
3 signal so that the transistor is providing substantially constant current.

1 20. The buffer circuit of claim 19 wherein the transistors of the first and
2 second current sources are matched so that any change in a drain-source voltage for one
3 of the transistor of the first and second current sources is offset by a corresponding
4 change in a drain-source voltage of the other transistor of the first and second current
5 sources.